A series of nonlinear conductance phenomena is investigated in the GaAs V-grooved quantum wire (QWR) field effect transistors (FETs) prepared by the flow-rate modulated epitaxy (FME) technique. These are attributed to Coulomb blockade at a subthreshold gate bias, universal conductance steps near the threshold, real space transfer under a forward gate bias and a large source-drain bias condition. Weak carrier coupling between sidewall quantum wells and QWR is responsible for the small step height of the measured universal conductance (G m ( G 0 ¼ 2e 2 =h). Shubnikov de Haas oscillation measurements revealed that sidewall quantum wells in the V-groove quantum wire act as additional current paths and are switched or mixed with QWR depending on the gate bias conditions and device geometry. The gate-bias-dependent current path switching is found to be responsible for the large current steps and negative differential resistance (NDR) in the drain current (I DS )-gate bias (V GS ) and I DS -drain bias (V DS ) relationships, respectively.
Introduction
It is predicted that carrier scattering can be suppressed in one-dimensional (1D) channels and that the ballistic transport regime will be realized in a macroscopic distance. 1) Discrete sub-band structure and nanometer size of 1D channels are also advantageous for multilevel transistors and real-space negative differential resistance (NDR) transistors, which will compose future high-speed and high-density logic and memory circuits. Despite the many fascinating advantages of 1D channel devices, the realization of such devices and circuits has not progressed so far, partly because of the difficulty in fabricating clean 1D channels and partly because of the complexity of the existing 1D structure. Parasitic effects in nonideal 1D channels such as the parallel conduction of a sidewall quantum well (QW) in a V-grooved quantum wire, and the gate-bias-dependent channel width fluctuation in a ridge 1D channel, prevent clear understanding of the carrier transport mechanism. 2) In this paper, we report on the carrier transport mechanisms in nonideal 1D channels constructed on a V-groove patterned substrate by the flow-rate-modulated epitaxy technique (FME) with metalorganic vapor phase epitaxy (MOVPE). High-quality, relatively clean but nonideal, quantum wires (QWRs) are realized by the enhanced migration effect of FME, as described in our previous reports. [3] [4] [5] We fabricated field effect transistors (FETs) with various dimensional parameters using high-quality V-groove QWRs and evaluated their output characteristics. According to the results of magnetic transport measurements undertaken at low temperature, the abnormal output characteristics of QWRFETs at far pinch-off are dominated by the sequential turn-on/off of the sidewall QW channel.
Epitaxial Growth and FET Fabrication
Two-mm-wide V-grooves were patterned in the [À110]-direction with 4 mm intervals on a GaAs (001) semiinsulating substrate. Crescent-type GaAs/AlGaAs doubleheterostructure QWRs were constructed on a patterned sample in low-pressure MOVPE by FME. Triethylgallium (TEGa) and trimethylaluminum (TMAl) were used as group III sources and tertiarybutylarsine (TBAs) was used as a group V source. The substrate temperature during epitaxial growth was maintained at 640 C. Figure 1 (a) shows a schematic illustration of the epitaxial layer structure used for FET fabrication. A 700-nm-thick Al 0:48 Ga 0:52 As layer was grown after 200-nm-thick GaAs buffer layer growth, to form an atomic-level clean, sharp, V-groove. The aluminum mole fraction was reduced to 0.28 to minimize the concentration of DX centers for the following spacer and donor layer growths. The QWR was sandwiched by modulation-doped AlGaAs layers (37-nm-thick Si-doped layer with 10-nmthick undoped spacer layer) on both sides. A GaAs QWR layer was grown by the FME method, alternately supplying TBAs and TEGa for 1 s with 1 s intervals after each supply, with a growth rate of 0.24 nm/cycle. The sheet carrier concentration of the 2-dimensional electron gas (2DEG) on an unpatterned planar substrate with the same layer structure was about 2 Â 10 10 /cm 2 . Figure 1 (b) shows a transmission electron microscope (TEM) image of a structure for which 35 FME cycles were employed. The size of the QWR is 8:5 Â 64 nm 2 and the thickness of the sidewall QW is about 2.5-3.8 nm. A QWR to sidewall QW thickness ratio of 2.2-3.4, which is larger than previously reported, 3) was obtained by enhanced adatom migration effect on the growing surface, by the FME technique. The thickness of the GaAs layer in the growth pinch-off region, formed by the two {311}-to{111} facet transitions, was 0.9 nm and its width was 24 nm. Low-temperature scanning optical microscope images revealed that a high-quality QWR with coherent length of a few micrometers was realized at the bottom of the V-groove. 4, 5) We began the QWRFET fabrication process by isolating a single QWR channel from the others by photolithography and wet chemical etching. A 50-nm-thick SiO 2 film was then deposited for surface passivation. Ohmic contact for the drain and source area was realized by lifting off AuGe/Ni/Au and then annealing at 430 C in an N 2 environment. Finally, the gate region of the channel was slightly recess-etched and a Schottky gate less than 1 mm long was constructed using Ti/Pt/Au metals, by electron beam lithography and the liftoff technique.
Results and Discussion
We fabricated various FETs (referred to as HD5-HD9 in the following figures), with different dimensional parameters, as listed in Table I , where, t and L represent QWR thickness and gate length, respectively, and Á V the remaining V-groove width after the channel isolation process. At room temperature, all devices operated as normal transistors that saturated at around 0.6 V and pinched off at a gate bias of smaller than À3:0 V, depending on the device. At a low temperature also, all the devices except HD5 showed typical FET properties with increased current level than that at room temperature, due to increased electron mobility. Output characteristics of HD5 at room and low temperature are shown in Fig. 2 . Although its early voltage was rather large, HD5 showed normal FET properties at room temperature, and saturated at a drain bias of around 0.6 V when the gate was unbiased. With decreasing measurement temperature however, we observed a peculiar NDR effect, as indicated by the solid arrow in Fig. 2(b) . While the NDR onset voltage increased as the gate bias increased in the negative direction, their peak currents and peak-to-valley ratios (PVRs) remained constant at 3.4 mA and 1.07, respectively, against the applied gate bias (Fig. 2(c) ). Note that the curves after the NDR again increased linearly but with a gentler slope than that before NDR, like two channels with different mobility switching from each other depending on the drain bias. As will be discussed later, we believe current path switching from the QWR to the sidewall QW causes this NDR effect.
Figures 3(a) and 3(b) show transconductances of HD5 and HD6, respectively, under a relatively large drain biased (V DS > 100 mV) condition. From both devices, two distinct current steps are observed, as indicated by S 8 and S 9 in Figs. 3(a) and 3(b). These current steps in the I DS -V G relationship were observed in all fabricated devices. In Fig. 3(c) , detailed I DS -V G relationship of HD5 at near pinch-off, noted as i, ii in Fig. 3(a) , is plotted on a log-scale with smaller bias (V DS < 100 mV). Additional current steps are observed, as indicated by the solid arrows and labeled as S 1 -S 7 . All the measured current steps can be divided into 3 groups on the basis of their current level and physical origin. The first group consists of S 1 -S 3 , which originates from the Coulomb blockade effect between the QWR islands under pinch-off conditions. 6, 7) These steplike structures convert to oscillation at lower measurement temperatures (lower than 100 mK, not shown here), with full width at half maximum of 20-50 meV. The second and third groups consist of steps S 4 -S 7 and S 8 -S 9 which are discussed below. Table I . Dimensional parameters of the fabricated QWRFET. The second group of current steps, assigned as S 4 -S 7 in Fig. 3(c) , is due to the universal conductance quantization that is a unique property of QWR. Figure 4 shows the observed universal conductance steps with various V DS smaller than 10 mV (Fig. 4(a) ), and their wire thickness and temperature dependences (Figs. 4(b) and 4(c) ). The threshold voltage varied from sample due to the fluctuation in the recess-etching process. The energy difference between the QWR and the sidewall QW is about 130 meV, and according to our numerical calculation by the finite element method, six eigenvalues are considered to exist within this energy interval. These eigenvalues are expected to show universal conductance steps in the I-V curves, but only four conductance steps (two clear steps and two indistinct traces of steps, where only the two clear steps are shown in Fig.  4(a) ) are observed. The other conductance steps corresponding to the energy states higher than fifth one are thought to have been thermally smeared out because the measurement temperature was relatively high (35 K for HD5 and 15 K for the others). The overall step heights were extremely small compared to the value of unity of the universal conductance (G 0 ¼ 2e 2 =h). The observed universal conductance (G m ) can be expressed as G m ¼ Á T Á 2e 2 =h, where and T are the QWR-2DEG coupling efficiency and the nonideal factor, respectively. The nonideal factor T is considered to be negligible in our case because our QWR sample is very clean, as was verified in our previous studies by optical methods. 4, 5) Although it is difficult to calculate exactly the coupling efficiency, is considered to be smaller than 0.01 for all the fabricated devices (based on the above formalism neglecting the contact resistance effect and other nonideal factors). Hence it is natural to conclude that the small observed conductance step is induced by the small coupling efficiency between the QWR and the sidewall QW where a realistic ohmic contact with QWR developed. 8) This very low coupling efficiency is due to the following reasons. First, thin and long growth pinch-off regions are considered to prevent carriers in the sidewall QW from transferring to the QWR. As our QWR is constructed by the FME method, growth pinch-off is extremely thin and long (0:9 Â 24 nm 2 , see Fig. 1(b) ) compared to that in a QWR fabricated by the conventional growth method. 9) A thin QWR is the second reason for the low coupling efficiency, as was discussed by Kaufman et al., 10) As shown in Fig. 5(b) , the conductance step height increased exponentially as wire thickness increased. According to the figure, step height is expected to approach G 0 when the wire is thicker than 19 nm. Figure  4(c) shows the temperature dependence of universal con- ductance measured from HD8. We have not observed any influence of the temperature on the step height. The steps are observed at the temperatures up to 60 K, beyond which all the steps are completely smeared out thermally. The conductance step disappeared first in the second step, at around 27 K, and then in the first step at around 58 K which corresponds to about 20 meV of thermal energy (%4k b T, where k b and T are Boltzmann's constant and temperature in Kelvin, respectively). The observation of universal conductance at high temperature is attributed to the high-quality QWRs with extremely low intrinsic carrier scattering.
The last group of current steps in Fig. 3(a) is caused by the channel switching/mixing effect between the QWR and the sidewall QW. Figure 5 shows the gate-bias-dependent magnetoresistance and its deduced parameters for sample HD6 measured at low temperature. Figure 5(a) shows Shubnikov de Haas (SdH) oscillation at À1:3 and À0:4 V of applied gate bias, where oscillation minima are denoted as ''+''. Electrical channel width and the sublevel energy spacing were deduced from the Landau plot of the data shown in Fig. 5(a) and its linear deviation, as summarized in Fig. 5(b) .
11) Application of a negative bias to the gate reduces the electrical channel width and increases its resistance, as illustrated in Fig. 4(a) . Under the zero bias condition, the deduced electrical channel width was 89 nm, which is far larger than the TEM-observed value of 64.5 nm (as shown in Fig. 1(b) ) and the quantum mechanically simulated effective channel width of 40 nm. Furthermore, the deduced sublevel energy spacing between first and second electron states of 6.8 meV shows a large discrepancy from that of 12 meV, measured with micro-photoluminescence excitation (PLE; measurement was carried out for the same epitaxial structure without modulation doping, not shown here) and the simulated value of 16 meV. With modulation doping in the V-groove QWR, the actual sublevel energy spacing is expected to be larger than the value observed by PLE measurement because of the enhanced confinement effect of electrostatic potential distribution. 12) This is in agreement with the observation of the universal conductance step at higher temperature where the equivalent thermal energy is larger than the calculated firstsecond electron sublevel spacing. Based on the QWR size discrepancy between the actual value and the value deduced from the SdH oscillation, it is clear that the additional current path due to the side QW is included with the QWR between the source and drain. Distinct sheet carrier-density changes from 9 Â 10 11 to 2 Â 10 12 /cm 2 according to the applied gate bias was observed when the gate bias was increased from negative to positive. This supports the idea of the parallel conduction by the sidewall QW depending on gate bias. The sidewall QW will be depleted prior to the QWR when the gate bias is negativ because the average electric field at the bottom of the V-groove is smaller than that in the sidewalls 9) (here, we exclude the doped AlGaAs layer from possible additional channels because we did not observe any carrier mobility degradation in magnetoresistance measurements, which would accompany by parallel conduction by the AlGaAs layer) The gate-bias-dependent sequential turn-on/off of the sidewall QW and QWR results in a current step in the I DS -V G relation (S 8 , S 9 in Figs. 3(a)  and 3(c) ). Double current steps corresponding to the left and right sidewalls are expected because the sidewalls have different widths due to unintentional misalignment of the mask pattern with the sample during the channel isolation process.
As mentioned above, the observed NDR in HD5 (Fig.  2(b) ) is thought to be due to the switching effect of the current path between the two channels: QWR and sidewall QW. By repeated experiments we have confirmed that NDR can be observed only when Á V is narrower than about 0.8 mm. The width of sidewall QW for Á V ¼ 0:78 mm in HD5, calculating from its triangular geometry, corresponds to about 500 nm. Considering edge depletion, caused by chemical-etching-induced surface roughness, the effective width is considered to be narrower than 250 nm.
13) The effective width of the sidewall QW is further decreased upon applying gate bias. The current path switching discussed above will result in NDR because the carrier mobility in the narrow sidewall QW is extremely reduced by the random potential fluctuation of edge depletion and is far smaller than ballistic transport in the QWR (in the case of HD5, the carrier mobility in the sidewall QW was estimated, from the results of magnetoresistance measurements, to be about 8000 cm 2 /VÁs, as mentioned above). However, for the other devices, with larger Á V , NDR is not observed. It should be noted that the current level of HD6 (Fig. 3(b) ) that is about one order larger than that of HD5 (Fig. 3(c) ). As the device parameters of both devices, except Á V , are exactly the same, the current densities of the two QWRs are also expected to have the same value. Accordingly, the excessive current of HD6 is attributed to that flowing via the sidewall QWs. Thus, the larger current flow via the sidewall QW than via the QWR is thought to screen the channel-switching-effectinduced NDR from observation. Since the NDR onset voltage (0.6 V under zero-bias condition) is always larger than the conduction band offset between the GaAs QWR/ sidewall QW and the AlGaAs barrier (around 250 meV, deduced from the PL peak separation of the QWR/sidewall QW, considering 60% conduction band offset), the realspace transfer of carriers between the two layers is another possible mechanism to consider. In such a case, NDR must be observed from all devices fabricated because the realspace transfer phenomena occur when the potential drop along the carrier path is larger than the conduction band offset regardless of the sidewall width. From our devices however, we observed NDR only when Á V was narrower than 0.8 mm, and not from all the devices fabricated, even under a strongly biased condition. Therefore, carrier transfer from the QWR to the sidewall QW seems a more reasonable explanation for the NDR and the real-space transfer phenomena are excluded from our present discussion.
Summary
We have discussed the electron transport property in a QWRFET fabricated using V-groove QWR. The sequential turn-on of the sidewall QW according to the gate bias was found to be the origin of the additional current steps in the current-voltage relationship of the device. Using a thin and narrow QWR for FET fabrication, low sidewall QW-QWR carrier coupling efficiency ( < 0:01), is obtained, which results in a small universal conductance step. We also have observed the NDR effect in a very weakly coupled QWR-2DEG system where the electron mobility in the 2DEG channel is very low due to potential fluctuation along the electron path.
